This repository contains a set of examples and mini-applications that showcase FPGA programming using High-Level Synthesis Tool. The current version targets AMD/Xilinx Vitis HLS and Vitis toolchain.

We propose a simple running example (based on a stencil computation) that is iteratively improved using FPGA specific optimizations, such us loop unrolling, kernel replication, High Bandwidth Memory ...